logo

Research Programmer II, Digial Design and Security, remote Job Order 3072

  • Anywhere

Company :
Affinity Executive Search

Location :
Arlington, Virginia

Expiry Date :
Sat, 05 Dec 2020 23:59:59 GMT

Apply Job :
Open Link

Description :
Research Programmer II, Digital Design and Security, remote- Job Order 3072

near Seven Corners, VA 22044
US citizens or permanent resident only
Compensation: $100K to $150K
Relocation allowance is available
Remote work during and maybe after COVID

My client, a technology research organization, is looking for highly talented, motivated researchers to lead and impact state of the art research and development in the area of reconfigurable computing. This position will lead research in algorithm development for custom internal tools which target FPGA and ASIC front end design. These tools solve challenging problems in hardware security, high level abstraction for hardware design, and machine learning acceleration for critical systems. Realize effectiveness of solutions on physical FPGAs and custom ASIC fabrication. Lead research, propose major innovations, collaborate with peers within the group and across the company, publish results in top tier conferences, and contribute to or lead proposals.

The Reconfigurable Computing Group (RCG) is a leader in disrupting and advancing the fields of front-end ASIC and FPGA design, computer architecture, and EDA tools. As an applied research lab, our work spans the creation and maturation of ideas from academic conception to applied research prototypes.

The Reconfigurable Computing Group (RCG) is a leader in disrupting and advancing the fields of front-end ASIC and FPGA design, computer architecture, and EDA tools. As an applied research lab, our work spans the creation and maturation of ideas from academic conception to applied research prototypes.

RCG staff can be found:

Researching and developing toolsets to map AI algorithms directly to hardware,
Optimizing full scale testing of billion transistor FPGAs to minimal runtime,
Performing experiments on the International Space Station,
Utilizing their MOSIS service to fabricate novel computer architectures.
Our success is based on investing in our staff through a culture centered on:

Learning and idea generation,
Transparent and constructive feedback, and
Continual growth through contributing to, creating, and leading a research agenda.
We are looking for highly talented, motivated researchers to lead research and development in the area of secure hardware. Be a member of a high caliber team creating the worlds first customized accelerator for native Fully Homomorphic Encryption (FHE). Lead the synthesis and floorplanning of complex FHE architectures utilizing custom EDA tools. Be an active member of fast-paced ASIC Development team supporting the full life cycle from functional architecture definition to physical implementation, verification, and tape-out. Support efforts analyzing and evaluating the effectiveness of hardware security techniques such as obfuscation, logic locking, or programmability for use in advanced lithography nodes and real-world System on a Chip use cases in terms of quantifiable security, overhead, and useability metrics. Lead development while contributing to advanced research, collaborating with peers within the group and across the organization, and contributing to publications in top tier conferences.

Position specific JOB QUALIFICATIONS:

Graduate degree or equivalent experience in Computer Engineering, Electrical Engineering, or Computer Science required.
Expert-level knowledge of FPGA architecture and device primitives demonstrated through implementing real world applications on Zynq/Virtex-7/UltraScale+ or similar Intel devices.
3-5 years of experience in digital design for Xilinx/Intel FPGAs using VHDL/Verilog including the configuration of synthesis options and timing/area constraints.
3-5 years of experience using C/C++, Python, and/or Java in a digital EDA or embedded software environment.
Experience using TCL to script CAD flows for digital design tools.
Qualified candidates for this position must be willing and eligible to apply for and maintain a collateral Secret clearance. Per U.S. government regulations, eligibility for this clearance requires U.S. citizenship. Current SECRET clearance or higher is a plus.

No need to relocate to the DC area. You can work remote and this might be a permanent arrangement. You will be working with the latest technologies with organizations like DARPA. They have won 9 straight bids and have plenty of work.

REQUIREMENTS:

Preferred Job Qualifications:

* Understanding of FPGA bitstream formats and experience using tools such as Google Project X-Ray, RapidSmith, or TORC to develop custom bitstreams.
* 3-5 years of experience using digital logic formal verification and/or model checking tools such as Synopsys Formality, Cadence Conformal, Synopsys VC Formal.
* Experience leveraging unit testing and configuration frameworks for software and hardware such as Jenkins, JUnit, PyTest, etc.
* Experience with software revision control systems such as Git, Mercurial, SVN, etc.

Minimum Education: Masters degree, Combined work experience and education as equivalent Minimum Experience: 3 years Minimum Field of Expertise: Relevant work experience to provide strong technical knowledge of programming and analysis as well as senior or lead experience. Demonstrated ability to stand in for researchers as circumstances require. Demonstrated creativity and innovation in solving conceptual programming problems.